Custom IC Design Solution

Control Parsing of SPICE, Verilog and VHDL Views in S-Edit

In certain cases, not parsing the netlist view can prevent S-Edit from netlisting the subcircuits that make up the netlist, for example in case of a digital block in CDL format, S-Edit may not netlist the subcircuits (standard cells) which might cause issues downstream in LVS.

Read more

Configuring ESI outside of GUI

External Simulation Interface (ESI) controls S-Edit interfaces with simulators. This tech note teaches how to manipulate its settings without using the GUI, which can useful in scripting your CAD environment.

Read more

Using T-Cell Builder in L-Edit

This video demonstrates how to use the T-Cell Builder in L-Edit, a feature that allows the user to parameterise their fixed structures into parameterised cells (PCells). The T-Cell Builder minimises the effort required to write code by automating much of the development process, yet granting the user the freedom to change their code if they wish.

Read more

Choosing a programming/automation language

The amount of scripting support for S-edit and L-edit is driven by the complexity of automation, speed and usability. This technical note explains the pros and cons of supported programming languages in Tanner tools.

Read more

Inherited connections in S-Edit

Inherited connections allow power routing to propagate from top to lower levels in the design hierarchy, allowed for easy power management. This tech note shows how to use them.

Read more